| Substitute for form 1449A/PTO | Complete if Known | |
|---|-----------------------|---------------------|
| | Application Number | 10/815,397 |
| INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use as many shoels as necessary) | Filing Date | March 31, 2004 |
| | First Named Inventor | Tabatabai, Ali-Reza |
| | Group Art Unit | 2191 |
| | Examiner Name | Wang, Rongfa |
| Sheet 1 of 1 | Attorney Docket No: 4 | 2P18152 |

| | *************************************** | | US PATENT D | OCUMENTS | |
|-----------------------|---|------------------------|--|---|--|
| Examiner Initial * | Cite No 1 | USP Document Number | Publication or Issue Date MM-DD-YYYY | Name of Patentee or Applicant of cited Document | Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear |

| FOREIGN PATENT DOCUMENTS | | | | | | |
|--------------------------|--------------|--|--------------------------------|--|---|---|
| Examiner Initials* | Cite No ' | Foreign Patent Document Country Code/Number/Kind Code (if known) | Publication Date MM-DD-YYYY | Name of Patentee or Applicant of cited Document | Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear T | æ |

| | 01 | FHER DOCUMENTS NON PATENT LITERATURE DOCUMENTS | |
|-----------------------|-------------------------|---|----|
| Examiner Initials* | Cite No ¹ | Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published. | ₹2 |
| | | INTEL, "Intel Itanium Architecture Software Developer's Manual", Vol. 3 Instructions | |
| | | Set Reference, Rev. 2.1, (10/2002), 3 pages | |
| | | INTEL, "The StarJIT Compiler: A Dynamic Compiler for Managed Runtime | |
| | | Environments", Intel Technology Journal, Vol. 7, Issue 1, ISSN 1535-766X, | |
| | | (2/19/2003), Cover, 19-31, Back Cover | |
| | | KAWAHITO, MOTOHIRO, et al., "EFFECTIVE NULL POINTER CHECK | |
| | | ELIMINATION UTILIZING HARDWARE TRAP", IBM Tokyo Research Laboratory, | |
| | | ASPLOS 2000, (11/15/2000), 139-149 | |
| | | USPTO, "42P16435 FOA MAILED 3/19/2007 for US Patent Application 10/611283", (3/19/2007), Whole Document | |
| | | USPTO, "42P16435 FOA MAILED 7/28/2006 for US Patent Application 10/611283", (7/28/2006), Whole Document | |
| | | USPTO, "42P16435 OA MAILED 11/27/2006 for US Patent Application 10/611283", (11/27/2006), Whole Document | |
| | | USPTO, "42P16435 OA MAILED 2/13/2006 for US Patent Application 10/611283", (2/13/2006), Whole Document | |

11/03/2008